• 英语
  • 西班牙语
  • 法语
  • 德语
  • 葡萄牙语
  • 意大利语
  • 俄语
  • 简体中文
  • 繁体中文
  • 日语
  • 韩语
  • 荷兰语
  • 瑞典语
  • 波斯语
  • 阿拉伯语
  • 波兰语
  • 首页
  • 发现
  • 文章
  • 登录
  • 注册
  • 英语
  • 西班牙语
  • 法语
  • 德语
  • 葡萄牙语
  • 意大利语
  • 俄语
  • 简体中文
  • 繁体中文
  • 日语
  • 韩语
  • 荷兰语
  • 瑞典语
  • 波斯语
  • 阿拉伯语
  • 波兰语
ISBN 条形码扫描器
用条形码扫描几秒钟添加书籍。

只需扫描ISBN即可立即将其添加到您的图书馆。现已支持iOS和Android。

应用商店 谷歌播放
Robert K. Brayton

Robert K. Brayton

概览 书籍
The Unknown Component Problem: Theory and Applications

The Unknown Component Problem: Theory and Applications

Tiziano Villa

Regular Fabrics in Deep Sub-Micron Integrated-Circuit Design

Regular Fabrics in Deep Sub-Micron Integrated-Circuit Design

Fan Mo

Synthesis of Finite State Machines: Functional Optimization

Synthesis of Finite State Machines: Functional Optimization

Timothy Kam

Cross-Talk Noise-Immune VLSI Design Using Regular Layout Fabrics

Cross-Talk Noise-Immune VLSI Design Using Regular Layout Fabrics

Robert K. Brayton

Logic Synthesis for Field-Programmable Gate Arrays

Logic Synthesis for Field-Programmable Gate Arrays

Rajeev Murgai

Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis

Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis

William K.C. Lam

Synthesis of Finite State Machines: Logic Optimization

Synthesis of Finite State Machines: Logic Optimization

Tiziano Villa

Integrating Functional and Temporal Domains in Logic Design: The False Path Problem and Its Implications

Integrating Functional and Temporal Domains in Logic Design: The False Path Problem and Its Implications

Patrick C. McGeer

EDA for IC Implementation, Circuit Design, and Process Technology

EDA for IC Implementation, Circuit Design, and Process Technology

Louis Scheffer

Logic Minimization Algorithms for VLSI Synthesis

Logic Minimization Algorithms for VLSI Synthesis

Robert K. Brayton

Logic Minimization Algorithms for V.L.S.I. Synthesis

Logic Minimization Algorithms for V.L.S.I. Synthesis

Robert K. Brayton

Sensitivity and optimization

Sensitivity and optimization

Robert K. Brayton

Logic Minimization Algorithms for VLSI Synthesis

Logic Minimization Algorithms for VLSI Synthesis

Robert K. Brayton

Integrating Functional and Temporal Domains in Logic Design: The False Path Problem and Its Implications (The Springer International Series in Engineering and Computer Science)

Integrating Functional and Temporal Domains in Logic Design: The False Path Problem and Its Implications (The Springer International Series in Engineering and Computer Science)

Patrick C. McGeer

Synthesis of Finite State Machines: Functional Optimization

Synthesis of Finite State Machines: Functional Optimization

Timothy Kam

Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics:

Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics:

Robert K. Brayton

通过BookPine追踪您的阅读旅程,发现新书,并实现您的阅读目标。

应用商店 谷歌播放
发现
  • 发现
账户
  • 登录
  • 注册
支持
  • 常见问题解答
  • 功能请求
  • 联系
条款
  • 服务条款
  • 隐私政策
  • Cookie 政策
  • 管理Cookies

版权 © 2026 BookPine. 版权所有。

发送反馈

我们使用cookies来改善您的体验并分析网站流量。您可以选择接受哪些cookies。

必需

网站运行所必需的。不能被禁用。

分析

帮助我们了解访客如何与我们的网站互动。

市场营销

用于投放相关广告和跟踪活动。