描述
This book describes a comprehensive SystemC TLM-driven IP design and verification solution— including methodology guidelines, high-level synthesis, and TLM-aware verification based on Cadence products—that will help designers transition to a TLM-driven design and verification flow.